

UNITED STATES PATENT AND TRADEMARK OFFICE



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO	
03/09/2004	Dana Lee	2102397-992471	4439	
7590 09/20/2005			EXAMINER	
Ronald L. Yin			ROSE, KIESHA L	
GRAY CARY WARE FREIDENRICH LLP			PAPER NUMBER	
2000 University Avenue East Palo Alto, CA 94303-2248		2822	THE ER NOMBER	
	03/09/2004 590 09/20/2005 1 WARE FREIDENRICH L y Avenue	03/09/2004 Dana Lee 590 09/20/2005 1 WARE FREIDENRICH LLP y Avenue	03/09/2004 Dana Lee 2102397-992471 590 09/20/2005 EXAM ROSE, KI WARE FREIDENRICH LLP y Avenue ART UNIT	

DATE MAILED: 09/20/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)				
Office Action Summary		10/797,296	LEE ET AL.				
		Examiner	Art Unit				
		Kiesha L. Rose	2822				
Period for	- The MAILING DATE of this communication a r Reply	ppears on the cover shee	t with the correspondence a	ddress			
A SHO WHICI - Extens after S - If NO - Failure Any re	DRTENED STATUTORY PERIOD FOR REF HEVER IS LONGER, FROM THE MAILING sions of time may be available under the provisions of 37 CFR SIX (6) MONTHS from the mailing date of this communication. period for reply is specified above, the maximum statutory perion to reply within the set or extended period for reply will, by state typly received by the Office later than three months after the mail of patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMU 1.136(a). In no event, however, ma od will apply and will expire SIX (6) tute, cause the application to become	JNICATION. ay a reply be timely filed MONTHS from the mailing date of this ne ABANDONED (35 U.S.C. § 133).	•			
Status							
1)[🗆	Responsive to communication(s) filed on 11	August 2004	•				
·		2b)⊠ This action is non-final.					
′=							
· ·	closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
	on of Claims	,					
			•				
4) Claim(s) 1-20 is/are pending in the application.							
4a) Of the above claim(s) is/are withdrawn from consideration. 5) Claim(s) is/are allowed.							
	6)⊠ Claim(s) <u>1-20</u> is/are rejected.						
	7) ☐ Claim(s) is/are rejected.						
· ·	Claim(s) are subject to restriction and	l/or election requirement.					
Application							
	•						
•	he specification is objected to by the Exami			•			
	The drawing(s) filed on is/are: a) ☐ a						
	Applicant may not request that any objection to the			SED 4 404(4)			
	Replacement drawing sheet(s) including the correction in the correction is objected to by the						
	nder 35 U.S.C. § 119			,			
_	acknowledgment is made of a claim for foreign	an priority under 35 H S (C & 119(a) (d) or (f)				
	All b) Some * c) None of:	gir priority under 35 0.5.	J. 9 119(a)-(u) or (i).				
/-	1. Certified copies of the priority docume	nts have been received					
2. Certified copies of the priority documents have been received in Application No							
	3. ☐ Copies of the certified copies of the pr			ıl Stage			
	application from the International Bure			- 0 -			
* Se	ee the attached detailed Office action for a li	st of the certified copies	not received.				
Attachment((S)						
	of References Cited (PTO-892)	4) ☐ Intervi	ew Summary (PTO-413)				
2) Notice	of Draftsperson's Patent Drawing Review (PTO-948)	Paper	No(s)/Mail Date	50 450)			
	ation Disclosure Statement(s) (PTO-1449 or PTO/SB/(No(s)/Mail Date <u>3/09/04</u> .	(8) 5) ☐ Notice 6) ☐ Other:	of Informal Patent Application (PT	O-152)			

Application/Control Number: 10/797,296

Art Unit: 2822

DETAILED ACTION

This Office Action is in response to the filing of the application.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 1-5 are rejected under 35 U.S.C. 102(e) as being anticipated by Mandelman et al. (U.S. Patent 6,541,815).

Mandelman discloses a memory device (Figs. 1,2 and 16B) that contains memory cell for storage of a plurality of bits comprising a single crystalline silicon substrate (10) of first conductivity type and having planar surface, a trench in substrate, having a sidewall (18) perpendicular to the planar surface and bottom wall (20), a first region of second conductivity along the bottom wall of the trench, a second region (36) along the bottom wall, a channel region having a first portion and a second portion, connecting the first and second regions for the conduction of charges, wherein the first portion is along the surface adjacent to first region and the second portion is along the sidewall adjacent the second region, a dielectric (28/42) on the channel region, a

Application/Control Number: 10/797,296

Art Unit: 2822

floating gate (30) in trench on dielectric spaced apart from the second portion, a first gate electrode (80) on the dielectric spaced apart from the first portion and second gate electrode (58) in the trench coupled to the floating gate, where the floating gate has a tip portion substantially adjacent to the gate electrode. As can be seen in Fig. 2, there is a second dielectric between floating gate (FG1A) and first gate (C1) and between floating gate (FG1A) and bottom wall of trench, which permits Fowler-Nordheim tunneling of electrons from floating gate and first gate electrode.

Claims 6-11 are rejected under 35 U.S.C. 102(e) as being anticipated by Mandelman et al. (U.S. Patent 6,541,815).

Mandelman discloses a memory device (Fig. 16B) that contains an array of memory cells arranged in columns and rows, where each memory cell comprises a single crystalline silicon substrate (10) of first conductivity type and having planar surface, a plurality of trenches in substrate and parallel to each other, having a sidewall (18) perpendicular to the planar surface and bottom wall (20), a first region of second conductivity along the bottom wall of the trench, a second region (36) of second conductivity along the bottom wall a channel region having a first portion along the sidewall of the first trench, second portion along the sidewall of the second trench and the third portion connecting the first and second regions, a dielectric (28/42) on the channel region, a floating gate (30) on dielectric spaced apart from the second portion, a gate electrode (80) on the dielectric spaced apart from the first portion, an second gate electrode (58) in the trench coupled to the floating gate, where the floating gate has a tip portion perpendicular to the gate electrode. In regards to the second trench,

Application/Control Number: 10/797,296

Art Unit: 2822

as seen in Figs.1 and 2 there are more than on trench in the memory cell and all the trenches contain the same elements as the first trench, therefore the second trench contains a second region, floating gate and control gate, where the cells in the same row have the same gate electrode and cells in the same column have the same first region, second region, control gates in common and the cell in adjacent columns have first region and first control gate in common. As can be seen in Fig. 2, there is a second dielectric between floating gate (FG1A) and first gate (C1) and between floating gate (FG1A) and bottom wall of trench, which permits Fowler-Nordheim tunneling of electrons from floating gate and first gate electrode.

Claims 12-20 are rejected under 35 U.S.C. 102(e) as being anticipated by Mandelman et al. (U.S. Patent 6,541,815).

Mandelman discloses a memory device (Fig. 16B) that contains an array of memory cells arranged in columns and rows, where each memory cell comprises a single crystalline silicon substrate (10) of first conductivity type and having planar surface, a first trench and second trench in substrate and parallel to each other, having a sidewall (18) perpendicular to the planar surface and bottom wall (20), a first region (36) of second conductivity along the bottom wall of the trench, a floating gate (30) in the trench along the sidewall, a first gate electrode (80) in the trench insulated from the first region and capacitively coupled to the floating gate, a second region of second conductivity in substrate along the surface of trench, a second gate electrode (58) spaced apart from the surface between the second region and trench. In regards to the second trench, as seen in Figs.1 and 2 there are more than on trench in the memory

cell and all the trenches contain the same elements as the first trench, therefore the second trench contains a second region, floating gate and control gate, where the cells in the same row have the same gate electrode and cells in the same column have the same first region, second region, control gates in common and the cell in adjacent columns have first region and first control gate in common. As can be seen in Fig. 2, there is a second dielectric between floating gate (FG1A) and first gate (C1) and between floating gate (FG1A) and bottom wall of trench, which permits Fowler-Nordheim tunneling of electrons from floating gate and first gate electrode.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Kiesha L. Rose whose telephone number is 571-272-1844. The examiner can normally be reached on M-F 8:30-6:00 off 2nd Mondays.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Amir Zarabian can be reached on 571-272-1852. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Application/Control Number: 10/797,296 Page 6

Art Unit: 2822

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

KR KLR

COMPRESSOR DAM